L	Hits	Search Text	DB	Time stamp
Number				
1	15	Test adj bus adj architecture and embed\$ and RAM and operat\$4	USPAT; US-PGPUB;	2003/09/15 12:31
2	3729	Test and bus and architecture and embed\$ and RAM and operat\$4	EPO; JPO USPAT; US-PGPUB; EPO; JPO	2003/09/15 12:31
4	233	Test\$ and bus\$3 and architectur\$ and embed\$ and RAM\$2 and operat\$4 and random\$ and assess\$ and switch\$4 and control\$5 and transmi\$ and multiplex\$ and port\$2 and writ\$\$	USPAT; US-PGPUB; EPO; JPO	2003/09/15 12:37
5	43	Test\$ and bus\$3 and architectur\$ and embed\$ and RAM\$2 and operat\$4 and random\$ and assess\$ and switch\$4 and control\$5 and transmi\$ and multiplex\$ and port\$2 and writ\$\$ and clock and signal\$ and latch\$ and command\$ and pad\$2	USPAT; US-PGPUB; EPO; JPO	2003/09/15
6	43	Test\$ and bus\$3 and architectur\$ and embed\$ and RAM\$2 and operat\$4 and random\$ and assess\$ and switch\$4 and control\$5 and transmi\$ and multiplex\$ and port\$2 and writ\$\$ and clock and signal\$ and latch\$ and command\$ and pad\$2	USPAT; US-PGPUB; EPO; JPO	2003/09/15
7	728		USPAT; US-PGPUB; EPO; JPO	2003/09/15 13:03
8	7	Test\$ and bus\$3 and architectur\$ and embedded adj RAM\$2 and operat\$4 and random\$ and access\$ and switch\$4 and control\$5 and transmi\$ and multiplex\$ and port\$2 and writ\$\$ and clock and signal\$ and latch\$ and command\$ and register\$2	USPAT; US-PGPUB; EPO; JPO	2003/09/15 13:11
9	8	Test\$ and bus\$3 and embedded adj RAM\$2 and operat\$4 and random\$ and access\$ and switch\$4 and control\$5 and transmi\$ and multiplex\$ and port\$2 and writ\$\$ and clock and signal\$ and latch\$ and command\$ and register\$2 and plural\$	USPAT; US-PGPUB; EPO; JPO	2003/09/15 13:12
-	10		USPAT	2003/09/15 09:48
_	10	Test adj bus adj architecture and embed\$ and RAM and operat\$4	USPAT	2003/09/15 12:28

	Þ	Н	Document ID	Issue Date	Pages	Title	Current OR
1	⊠		US 20030110344 A1	20030612	224	Communications systems, apparatus and methods	711/100
2	⊠		US 20030009712 A1	20030109	13	Test bus architecture for embedded RAM and method of operating same	714/718
8	×		US 6519104 Bl	20030211	40	Computer system comprising a host connected to a disk drive employing read channel IC with common port for data and servo	360/51
4	⊠		US 6400715 B1	20020604	81	Network address matching circuit and method	370/392
5	⊠		US 6278568 B1	20010821	40	Disk drive employing read channel IC with common port for data and servo	360/51
9		⊠	US 5568437 A	19961022	19	Built-in self test for integrated circuits having read/write memory	365/201
7		☒	US 5515540 A	19960507	32	Microprocessor with single pin for memory wipe	713/200

	Current XRef	Retrieval Classif	Inventor	S	כ	Ъ	2	က	4	2	Image Doc. Displayed	PŢ
	709/200		Szczepanek, Andre et al.								US 20030110344	
63			Lukanc, Jeffrey								US 20030009712	
	360/46; 360/77.08		Cloke, Robert L. et al.								US 6519104	
	370/402		Beaudoin, Denis R. et al.								US 6400715	
10	360/46; 360/77.08		Cloke, Robert L. et al.								US 6278568	
	365/189.07; 714/718		Jamal, Kamran	⊠							US 5568437	
	713/194; 713/300		Grider, Stephen N. et al.	☒							US 5515540	

	Þ	7	ğ	Document ID	Issue Date	Pages	Title	Current OR
н	\boxtimes			20020018513	20020214	66	Memory	374/178
2	☒		US 2 A1	20020012525	20020131	253	Enhancing operations of video tape cassette players	386/69
м	⊠		us (6546507 Bl	20030408	65	: O. C :	714/43
4			us (6502212 B1	20021231	65	Method and apparatus for bus parameter optimization using probes of system configurations	714/43
D.	⊠		ns (6473871 B1	20021029	64	Method and apparatus for HASS testing of busses under programmable control	714/715
9	⊠		ns (6330977 B1	20011218	124	Electronic labeling systems and methods and electronic card systems and methods	235/487
7	⊠		ns (6329139 B1	20011211	194	מ :	435/6
ω	×		us (6217234 B1	20010417	237	Apparatus and method for processing data with an arithmetic unit	709/247
D	⊠		ns (6217213 B1	20010417	125	Temperature sensing systems and methods	374/178
10	⊠		ns (6157621 A	20001205	143	Satellite communication system	370/310
11	⊠		ns (6141721 A	20001031	334	ıry	711/1

PŢ											
Image Doc. Displayed	US 20020018513	US 20020012525	US 6546507	US 6502212	US 6473871	US 6330977	US 6329139	US 6217234	US 6217213	US 6157621	US 6141721
5											
4											
3											
7											
Ъ											
ນ											
ß				⊠							
Inventor	Curry, Stephen M. et al.	Yuen, Henry C. et al.	Coyle, Joseph P. et al.	Coyle, Joseph P. et al.	Coyle, Joseph P. et al.	Hass, Steven N. et al.	Nova, Michael P. et al.	Dewar, Kevin D. et al.	Curry, Stephen M. et al.	Brown, Alison K. et al.	Patterson, Donald William et al.
Retrieval Classif											
Current XRef	374/163; 374/170	86/83 86/95	714/32	710/15	714/745	235/492	209/597; 209/604; 702/19; 702/20		\Box	370/394; 370/400; 370/474	365/189.04; 365/230.02; 365/230.06; 711/105; 711/167;
	П	7	<u>س</u>	4	5	9	7	_ &	_ ص_	10	11

	Ð	Н	Document	A	Issue Date	Pages	Title	Current OR
12	⊠		US 6122704	Æ	20000919	138	Integrated circuit for identifying an item via a serial port	711/100
13	×		US 6119213	Ø	20000912	234	Method for addressing data having variable data width using a fixed number of bits for address and width defining fields	711/202
14	×		US 6112275	А	20000829	111	Method of communicating over a single wire bus between a host device and a module device which measures thermal accumulation over time	711/100
15	⊠		US 6091884	Ą	20000718	243	of video s	386/83
16	⊠		US 6036101	A	20000314	129	Electronic labeling systems and methods and electronic card systems and methods	235/492
17	⊠		US 6016255	Ą	20000118	117	Portable data carrier mounting system	361/807
18	Ø		US 5995727	Ą	19991130	237	compressior	709/247
19	Ø		US 5984512	Ą	19991116	236	Method for storing video information	709/219
20	\boxtimes		US 5963154	Ą	19991005	235	Technique for decoding variable and fixed length codes	341/67
21	⊠		US 5937202	∢	19990810	219	High-speed, parallel, processor architecture for front-end electronics, based on a single type of ASIC, and method use thereof	712/19

	Current XRef	Retrieval Classif	Inventor	S	ບ	Д	2	3	4	5	Image Doc. Displayed	PT
12	711/162; 712/1		Hass, Steven N. et al.								US 6122704	
13	711/203; 711/212; 711/220		Robbins, William P.								US 6119213	
14	710/100; 710/107; 711/1; 711/4		Curry, Stephen M. et al.								US 6112275	
15	386/46; 386/95		Yuen, Henry C. et al.								US 6091884	
16	235/439; 235/441		Hass, Steven N. et al.								US 6036101	
17	361/809		Michael L. e								9	
18	345/716		Wise, Adrian P. et al. Jones, Anthony Mark et al.								US 5995727 US 5984512	
20			Wise, Adrian P. et al.								US 5963154	
21	712/11		Crosetto, Dario B.								US 5937202	

	Þ	Н		Document ID	Issue Date	Pages	Title	Current OR
22	⊠		ns	5878273 A	19990302	236	System for microprogrammable state machine in video parser disabling portion of processing stages responsive to sequence.sub end token generating by token generator responsive to received data	710/5
23	⊠		US	5872967 A	19990216	197	Method for warm boot from reset	713/2
24	⊠		US	5835792 A	19981110	240	Token-based adaptive video processing arrangement	710/68
25	⊠		SU	5829007 A	19981027	236	Technique for implementing a swing buffer in a memory array	711/5
26	⊠		US	582	19981027	242	Token-based adaptive video processing arrangement	710/68
27	Ø		ns	5821885	19981013	236	Video decompression	341/67
28	\boxtimes		US	580197	19980901	236	Video decompression	708/203
0 0	⊠		SD	5801958 A	19980901	95	Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information	716/18
30	⊠		ns	5798719 A	19980825	240	44	341/67
31	☒		US	5768629 A	19980616	240	Token-based adaptive video processing arrangement	710/68

	Current XRef	Retrieval Classif	Inventor	ß	บ	д	7	က	4,	S.	Image Doc. Displayed	PŢ
22	712/220		Wise, Adrian P. et al	i i							US 5878273	
23			DeRoo, David T. et al	1.							US 5872967	
24	345/506; 712/36		Wise, Adrian P. et al	1.							US 5835792	
25	345/567; 345/571; 365/189.04; 365/230.04; 365/230.05; 711/104;		Wise, Adrian P. et al	i.							US 5829007	
26	345/506; 712/36			•							58	
27			ian P. et	1.							US 5821885	
28			, Adrian	•							58	
6 8			Dangelo, Carlos et al	•							US 5801958	
3.0	341/65; 704/200.1		Wise, Adrian P. et al	1.							US 5798719	
31	345/506; 712/36		Wise, Adrian P. et al	1.							US 5768629	

09/15/2003, EAST Version: 1.04.0000

	Þ	1	Docu	Document ID	Issue Date	Pages	Title	Current OR
32	\boxtimes		US 576	61697 A	19980602	113	Identifiable modules on a serial bus system and corresponding identification methods	711/100
33	⊠		US 574	5740460 A	19980414	241	Arrangement for processing packetized data	348/473
34	⊠		US 5717	L7944 A	19980210	67	Autonomous SIMD/MIMD processor memory elements	712/20
35	\square		US 571	5713037 A	19980127	70	Slide bus communication functions for SIMD/MIMD array processor	array 702/33
36	\boxtimes		US 570	03793 A	19971230	239	Video decompression	382/232
37	×		US 561	5619066 A	19970408	138	Memory for an electronic token	257/679
3 8	×		US 555	55201 A	19960910	95	Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information	716/1
39	\boxtimes		US 551	5517015 A	19960514	110	Communication module	235/492
40	⊠		US 537	5370672 A	19941206	26	Computer-controlled neurological stimulation system	607/58
41	⊠		US 535	5353243 A	19941004	991	Hardware modeling system and method of use	703/2

	Current XRef	Retrieval Classif	Inventor	ß	บ	Д	7	е	4	2	Image Doc. Displayed	PT
32	710/107; 710/110; 710/113; 711/1; 711/4		Curry, Stephen M. et al.								US 5761697	
33			Wise, Adrian P. et al.								US 5740460	
34	712/14		Wilkinson, Paul Amba et al.								US 5717944	
35	712/14; 712/20		Wilkinson, Paul Amba et al.								US 5713037	
36	708/203	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Wise, Adrian P. et al.								US 5703793	
37	235/492; 257/730; 257/732		Curry, Stephen M. et al.								US 5619066	
3 8 8	703/13; 716/18		Dangelo, Carlos et al.								US 5555201	
39	257/678; 257/679; 257/730; 257/732		Curry, Stephen M. et al.								US 5517015	
40			Fowler, Kim R. et al.								US 5370672	
41			Read, Andrew J. et al.								US 5353243	

	Þ	Н	Document ID	Issue Date	Pages	Title	Current OR
Ŋ	⊠	ns □	US 4650926 A	19870317	47	Electrographic system and method	178/18.02
т	⊠		US 4600807 A	19860715	46	□ US 4600807 A 19860715 46 Electrographic apparatus 178/18.05	178/18.05

	Current XRef	Retrieval Classif	Inventor	ß	ບ	ф	р 2 3	£.	Ŋ	Image Doc. Displayed	PT
42	178/18.05; 178/20.03; 345/178		Nakamura, Shoichiro et al.							US 4650926	
43	178/20.03; 345/173 Kable									☐ US 4600807	

L	Hits	Search Text	DB	Time stamp
Number			A	<u> </u>
1	10	Test adj bus adj architecture and embed\$	USPAT	2003/09/15
		and RAM and operat\$4		09:48
2	10	test adj bus adj architecture and embed\$	USPAT	2003/09/15
	•	and RAM and operat\$4		09:55
3	10	test adj bus adj architecture and embed\$	USPAT	2003/09/15
		and RAM and operat\$4 and multiplex\$		09:55
4	15	test adj bus adj architecture and embed\$	USPAT;	2003/09/15
		and RAM and operat\$4 and multiplex\$	US-PGPUB;	09:57
		<u> </u>	EPO; JPO	

	Þ	1	Document	ΙD	Issue Date	Pages	Title	Current OR
1			US 2003000971 A1	9712	20030109	13	Test bus architecture for embedded RAM and method of operating same	714/718
2			US 2002007. A1	3380	20020613	8 6	based design lology with programmable lents	716/1
2	⊠		:	6952	20020207	81	Block based design methodology	716/18
4	⊠		US 20020002 A1	2691	20020103	42	Method and apparatus for processor emulation	714/28
5	☒		US 20010042. A1	2237	20011115	80		716/8
9	☒		US 6594800	B2	20030715	71	based ology	716/1
7	⊠		US 6574778	B2	20030603	70		716/1
8	⊠		US 6567957	B1	20030520	71		716/4
6	⊠		US 6269467	B1	20010731	71	Block based design methodology	716/1
10	⊠		US 6189115	B1	20010213	41	Boundary scan input output serializer (BIOS) circuit	714/28
11	⊠	☒	US 6006343	Ą	19991221	42	ъğч	714/28
12	⊠		US 5687312	Ą	19971111	42	apparat emulatic	714/28
13	⊠		US 5677915	Æ	19971014	46	Customized method and apparatus for streamlined testing a particular electrical circuit	714/726
14	×		US 5606566	Ą	19970225	42	Method and apparatus for streamlined concurrent testing of electrical circuits	714/729

	Current XRef	Retrieval Classif	Inventor	ß	υ	Ω ₁	7	8	4	Ω.	Image Doc. Displayed	PT
r-1 _			Lukanc, Jeffrey								US 20030009712	12
2			Cooke, Laurence H. et al.	Ø							US 20020073380	80
3	716/2		Chang, Henry et al.								US 20020016952	52
4			Whetsel, Lee D.								US 20020002691	91
2			Chang, Henry et al.								US 20010042237	37
9	716/11; 716/4		Chang, Henry et al.								US 6594800	
7	716/4		Chang, Henry et al.								US 6574778	
8	716/1		Chang, Henry et al.								US 6567957	
6	716/18		Chang, Henry et al.								US 6269467	
10	714/726		Whetsel, Lee D.								US 6189115	
11	714/727		Whetsel, Lee D.								US 6006343	
12	703/24		Whetsel, Lee D.								US 5687312	
13	702/117		Whetsel, Lee D.								US 5677915	
14	702/117; 714/734		Whetsel, Lee D.								US 5606566	

	Þ	-	Document ID	Issue Date	Pages	Title	Current OR
15	×	⊠	US 5526365 A	19960611	42	Method and apparatus for streamlined testing of electrical circuits	714/726

	Current XRef	Retrieval Classif	Inventor	S	۵	ď	7	3	4	5 Image Doc. Displayed	PT
15			Whetsel, Lee D.							□ us 5526365 □	